Output logic

hi guys…

how i can solved this problem ?

connect all the output, in one, and have only one’s value…

thankshttps://vvvv.org/sites/default/files/imagecache/large/images/logic_2012.08.24-22.25.11.png

maybe its as simple as that?

in range.v4p (3.5 kB)